 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| OKI Semiconductor MS81V26000 1,114,112-Word x 24-Bit Field Memory FEDSMS81V26000-02 Issue Date: Dec 15, 2004 GENERAL DESCRIPTION The OKI MS81V26000 is a high performance 26-Mbit, 1,100K x 24-bit, Field Memory. It is especially designed for high-speed serial access applications such as HDTVs, conventional NTSC TVs, VTRs, digital movies and Multi-media systems. MS81V26000 is a FRAM for wide or low end use in general commodity TVs and VTRs exclusively. MS81V26000 is not designed for the other use or high end use in medical systems, professional graphics systems which require long term picture storage, data storage systems and others. More than two MS81V26000s can be cascaded directly without any delay devices among the MS81V26000s. (Cascading of MS81V26000 provides larger storage depth or a longer delay). Each of the 24-bit planes has separate serial write and read ports. These employ independent control clocks to support asynchronous read and write operations. Different clock rates are also supported that allow alternate data rates between write and read data streams. The MS81V26000 provides high speed FIFO, First-In First-Out, operation without external refreshing: MS81V26000 refreshes its DRAM storage cells automatically, so that it appears fully static to the users. Moreover, fully static type memory cells and decoders for serial access enable the refresh free serial access operation, so that serial read and/or write control clock can be halted high or low for any duration as long as the power is on. Internal conflicts of memory access and refreshing operations are prevented by special arbitration logic. The MS81V26000's function is simple, and similar to a digital delay device whose delay-bit-length is easily set by reset timing. The delay length, number of read delay clocks between write and read, is determined by externally controlled write and read reset timings. Additionally, the MS81V26000 has write mask function or input enable function (IE), and read-data skipping function or output enable function (OE) . The differences between write enable (WE) and input enable (IE), and between read enable (RE) and output enable (OE) are that WE and RE can stop serial write/read address increments, but IE and OE cannot stop the increment, when write/read clocking is continuously applied to MS81V26000. The input enable (IE) function allows the user to write into selected locations of the memory only, leaving the rest of the memory contents unchanged. This facilitates data processing to display a "picture in picture" on a TV screen. 1/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 FEATURES * * * * * * * * * * * Single power supply: 3.3 V 0.3 V 1,114,112 words x 24 bits Fast FIFO (First-In First-Out) operation High speed asynchronous serial access Read/write cycle time 12 ns Access time 9 ns Randomly accessible leading address Variable length delay bit (350 to 1,114,112) Write/Read start address settable Write mask function (Input enable control) Data skipping function (Output enable control) Self refresh (No refresh control is required) Package options: 100-pin plastic TQFP (TQFP100-P-1414-0.50-K) (MS81V26000-xxTB) xx indicates speed rank. PRODUCT FAMILY Family MS81V26000-12TB Access Time (Max.) 9 ns Cycle Time (Min.) 12 ns (83 MHz) Package 100-pin TQFP 2/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 PIN CONFIGURATION (TOP VIEW) VSS DI4 DI5 DI6 DI7 VSS DI8 DI9 DI10 DI11 VSS VCC NC NC VSS VCC VSSQ DO11 DO10 VCCQ DO9 DO8 VSSQ DO7 DO6 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 VCC DI3 DI2 DI1 DI0 VSS WAD IE WE RSTW VCC SWCK VSS SRCK VCC RSTR RE OE RAD VSS DI12 DI13 DI14 DI15 VCC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 VCC VCCQ DO5 DO4 VSSQ VSS DO3 DO2 VCCQ DO1 DO0 VSS VSSQ VCC DO12 DO13 VCCQ DO14 DO15 VSS VSSQ DO16 DO17 VCCQ VCC Note: The same power supply voltage must be provided to every VCC pin and VCCQ pin, and the same GND voltage level must be provided to every VSS pin and VSSQ pin. VSS DI16 DI17 DI18 DI19 VSS DI20 DI21 DI22 DI23 VSS VCC NC NC VSS VCC VSSQ DO23 DO22 VCCQ DO21 DO20 VSSQ DO19 DO18 100-Pin TQFP Pin Name SWCK SRCK WE RE IE OE RSTW RSTR WAD RAD DIN0 to 23 DOUT0 to 23 VCC VSS VCCQ VSSQ NC Function Serial Write Clock Serial Read Clock Write Enable Read Enable Input Enable Output Enable Write Reset Clock Read Reset Clock Write Address Input Read Address Input Data Input Data Output Power Supply (3.3 V) Ground (0 V) Power Supply for output Ground for output No Connection 3/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 BLOCK DIAGRAM DO (X24) RAD OE RE RSTR SRCK Data-output Buffer Serial Read Controller Read Data Register (X24) 1,114,112 x 24 Memory Array X Decoder Read/Write Refresh Timing Generater (X24) Write Data Register Refresh Counter Controller Data-input Buffer Serial Write DI (X24) WAD IE WE RSTW SWCK 4/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 PIN DESCRIPTION Serial Write Clock: SWCK The SWCK latches the input data on chip when WE is high, and also increments the internal write address pointer. Data-in setup time tDS, and hold time tDH are referenced to the rising edge of SWCK. Write Reset: RSTW RSTW is used to set the internal write address pointer. RSTW setup and hold times are referenced to the rising edge of SWCK. The SWCK latches the write address data (21bits serial LSB) from WAD. Write Enable: WE WE is used for data write enable/disable control. WE high level enables the input, and WE low level disables the input and holds the internal write address pointer. There are no WE disable time (low) and WE enable time (high) restrictions, because the MS81V26000 is in fully static operation as long as the power is on. Note that WE setup and hold times are referenced to the rising edge of SWCK. The latency for the write operation control by WE is 4. After write reset, WE must remain low for more than 1600 ns (tFWD). After write reset, the write operation at address 0 is started after a time tWL form the cycle in which WE is brought high. After write reset, WE should be remained high for 2 cycles after driving WE high first. Input Enable: IE IE is used to enable/disable writing into memory. IE high level enables writing. The internal write address pointer is always incremented by cycling SWCK regardless of the IE level. Note that IE setup and hold times are referenced to the rising edge of SWCK. The latency for the write operation control by IE is 4. Write Address Input: WAD These pins are used for write address input. Data Inputs: (DI0-23) These pins are used for serial data inputs. Write Reset: RSTW RSTW is used to set the internal write address pointer. RSTW setup and hold times are referenced to the rising edge of SWCK. The SWCK latches the write address data (21bits serial LSB) from WAD. Data Out: (DO0-23) These pins are used for serial data outputs. Serial Read Clock: SRCK Data is shifted out of the data registers. It is triggered by the rising edge of SRCK when RE is high during a read operation. The SRCK input increments the internal read address pointer when RE is high. The three-state output buffer provides direct TTL compatibility (no pullup resistor required). Data out is the same polarity as data in. The output becomes valid after the access time interval tAC that begins with the rising edge of SRCK. *There are no output valid time restriction on MS81V26000. Read Reset: RSTR RSTR is used to set the internal read address pointer. RSTR setup and hold times are referenced to the rising edge of SRCK. The SWCK latches the read address data (21bits serial LSB) from RAD. Read Enable: RE The function of RE is to gate of the SRCK clock for incrementing the read pointer. When RE is high before the rising edge of SRCK, the read pointer is incremented. When RE is low, the read pointer is not incremented. RE setup times (tRENS and tRDSS) and RE hold times (tRENH and tRDSH) are referenced to the rising edge of the SRCK clock. 5/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 The latency for the read operation control by RE is 4. After read reset, RE must remain low for more than 1600 ns (tFRD). After read reset, the read data at address 0 is output after a time tRL from the cycle in which WE is brought high. After read reset, RE should be remained high for 2 cycles after driving RE high first. Output Enable: OE OE is used to enable/disable the outputs. OE high level enables the outputs. The internal read address pointer is always incremented by cycling SRCK regardless of the OE level. Note that OE setup and hold times are referenced to the rising edge of SRCK. The latency for the read operation control by OE is 4. Read Address Input: RAD These pins are used for read address input. 6/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings Parameter Power Supply Voltage Input Output Voltage Output Current Power Dissipation Operating Temperature Storage Temperature Symbol VCC VT IOS PD Topr Tstg Conditon Ta = 25C at Ta = 25C, VSS Ta = 25C Ta = 25C -- -- Rating -0.5 to +4.6 -0.5 to +4.6 50 1 0 to 70 -55 to +150 Unit V V mA W C C Recommended Operating Conditions Parameter Power Supply Voltage Input High Voltage Input Low Voltage Symbol VCC VIH VIL Min. 3.0 2.0 -0.3 Typ 3.3 VCC 0 Max. 3.6 VCC + 0.3 +0.8 Unit V V V DC Characteristics Parameter Input Leakage Current Output Leakage Current Output "H" Level Voltage Output "L" Level Voltage Operating Current Standby Current Symbol ILI ILO VOH VOL ICC1 ICC2 Condition 0 < VI < VCC + 0.3 V, Other Pins Tested at V = 0 V 0 < VO < VCC IOH = -2 mA IOL = 2 mA Minimum Cycle Time, Output Open Input Pin = VIH/VIL Min. -10 -10 2.4 -- -- -- Max. +10 +10 -- 0.4 200 5 Unit A A V V mA mA Capacitance (VCC = 3.3 V 0.3 V, Ta = 25C, f = 1 MHz) Parameter Input Capacitance Output Capacitance Symbol CI CO Max. 6 7 Unit pF pF 7/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 AC Characteristics (VCC = 3.3 V 0.3 V, Ta = 0 to 70C) Parameter Access Time from SRCK DOUT Hold Time from SRCK DOUT Enable Time from SRCK SWCK "H" Pulse Width SWCK "L" Pulse Width Input Data Setup Time Input Data Hold Time WE Enable Setup Time WE Enable Hold Time WE Disable Setup Time WE Disable Hold Time IE Enable Setup Time IE Enable Hold Time IE Disable Setup Time IE Disable Hold Time WE "H" Pulse Width WE "L" Pulse Width IE "H" Pulse Width IE "L" Pulse Width RSTW Setup Time RSTW Hold Time SRCK "H" Pulse Width SRCK "L" Pulse Width RE Enable Setup Time RE Enable Hold Time RE Disable Setup Time RE Disable Hold Time OE Enable Setup Time OE Enable Hold Time OE Disable Setup Time OE Disable Hold Time RE "H" Pulse Width RE "L" Pulse Width OE "H" Pulse Width OE "L" Pulse Width RSTR Setup Time RSTR Hold Time SWCK Cycle Time SRCK Cycle Time Transition Time (Rise and Fall) Symbol tAC tDDCK tDECK tWSWH tWSWL tDS tDH tWENS tWENH tWDSS tWDSH tIENS tIENH tIDSS tIDSH tWWEH tWWEL tWIEH tWIEL tRSTWS tRSTWH tWSRH tWSRL tRENS tRENH tRDSS tRDSH tOENS tOENH tODSS tODSH tWREH tWREL tWOEH tWOEL tRSTRS tRSTRH tSWC tSRC tT MS81V26000-12 Min. -- 3 3 4 4 3 1 3 1 3 1 3 1 3 1 4 4 4 4 3 1 4 4 3 1 3 1 3 1 3 1 4 4 4 4 3 1 12 12 1 Max. 9 -- 9 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 5 Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 8/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 Parameter WE "L" Period before W Reset RE "L" Period before R Reset RE Delay after Reset WE Delay after Reset Write address input period Read address input period Symbol tLWE tLRE tFRD tFWD TWAE TRAE MS81V26000-12 Min. 4 4 1,600 1,600 21 21 Max. -- -- -- -- -- -- Unit clk clk ns ns Clk clk Latency Parameter Write Latency Read Latency WE Write Control Latency IE Write Control Latency RE Read Control Latency OE Read Control Latency Symbol tWL tRL tWEL tIEL tREL tOEL MS81V26000-12 4 4 4 4 4 4 Unit clk clk clk clk clk clk AC Characteristic Measuring Conditions Output Compare Level Output Load Input Signal Level Input Signal Rise/Fall Time Input Signal Measuring Reference Level 1.4 V 1 TTL + 30 pF 2.4 V/0.4 V 1 ns 1.4 V Note: When transition time tT becomes 1 ns or more, the input signal reference levels for the parameter measurement are VIH (min.) and VIL (max.). 9/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 OPERATION MODE Write Operation Cycle The write operation is controlled by four control signals, SWCK, RSTW, WE and IE. The write operation is accomplished by cycling SWCK, and holding WE high after the write address pointer reset operation or RSTW. RSTW must be performed for internal circuit initialization before write operation. WE must be low before and after the reset cycle (tLWE + tWAE + tFWD). Each write operation, which begins after RSTW must contain at least 231 active write cycles, i.e., SWCK cycles while WE and IE are high. Settings of WE and IE to the operation mode of Write address pointer and Data input. WE H H L IE H L X Internal Write address pointer Incremented Halted Data input (Latency 4) Input Not input X indicates "don't care" Read Operation Cycle The read operation is controlled by four control signals, SRCK, RSTR, RE, and OE. The read operation is accomplished by cycling SRCK, and holding both RE and OE high after the read address pointer reset operation or RSTR. Each read operation, which begins after RSTR, must contain at least 231 active read cycles, i.e., SRCK cycles while RE and OE are high. RE must be low before and after the reset cycle (tLRE + tRAE + tFWD). Settings of RE and OE to the operation mode of read address pointer and Data output. RE H H L L OE H L H L Internal Read address pointer Incremented Halted Data output (Latency 4) Output High impedance Output High impedance Power-up and Initialization To assure proper operation of this Memory, place an interval of at least 200 s after Vcc has stabilized to a value within the range of recommended operating conditions after power-up prior to the operation start. After this 200 s stabilization interval, the following initialization sequence must be performed. Because the read and write address pointers are undefined after power-up, a minimum of 150 dummy write operations (SWCK cycles) and read operations (SRCK cycles) must be performed, followed by an RSTW operation and an RSTR operation, to properly initialize the write and the read address pointer. 10/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 New Data Read Access In order to read out "new data," i.e., to read out data that has been written in a follow-up manner, read reset must be input after write address 150 and the difference between the read address and the write address must be 350 or more but 1,114,111 or less. Old Data Read Access In order to read out "old data," i.e., to read out data that was written prior to the write operation being carried out, the difference between the read address and the write address must be 0 or more but 30 or less. If the difference between the read address and the write address is between 31 and 349 or 1,114,112 or more, it is unpredictable whether the new data is output or whether the old data is output. In this case, however, the write data will be written normally. 11/20 TIMING DIAGRAM OKI Semiconductor Write Cycle Timing (Write Reset) tSWC tWSWH 0 cycle 1 cycle SWCK tRSTWH tRSTWS tWSWL RSTW tWANH tWANS WA1 WA2 W19 WA20 WAD WA0 tDS tDH tWL D0 tWAE tFWD D1 DI 0-23 Dn-3 Dn-2 Dn-1 Dn tLWE WE IE tWAE (=21clk):Period of Address input from Write Reset. After write reset, WE should be remained high for 2 cycles after driving WE high first. FEDS81V26000-02 MS81V26000 12/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 Write Cycle Timing (Write Enable) 1 cycle 2 cycle 3 cycle 4 cycle 5 cycle 6 cycle 7 cycle SWCK tWENH tWWEL tWWEH tWENS WE tWDSH tWDSS DI 0-23 D0 D1 D2 D3 D4 tWEL D5 D6 D7 RSTW "L" IE "H" Write Cycle Timing (Input Enable) 1 cycle 2 cycle 3 cycle 4 cycle 5 cycle 6 cycle 7 cycle 8 cycle 9 cycle 10 cycle 11 cycle SWCK tIENH tWIEL tWIEH tIENS IE tIDSH tIDSS DI 0-23 D0 D1 D2 D3 tIEL D4 D5 D10 D11 RSTW "L" WE "H" 13/20 OKI Semiconductor Read Cycle Timing (Read Reset) tSRC tWSRH 0 cycle 1 cycle SRCK tRSTRH tRL tRANH tRSTRS tWSRL RSTR tRANS RA0 RA1 RA2 RA19 RA20 RAD tAC DO 0-23 tRAE tFRD Qn-3 Qn-2 Qn-1 Qn Q0 Q1 tLRE RE OE "H" tRAE (=21clk): Period of Address input from Read Reset. After read reset, RE should be remained high for 2 cycles after driving RE high first. FEDS81V26000-02 MS81V26000 14/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 Read Cycle Timing (Read Enable) 6 cycle 7 cycle 1 cycle 2 cycle 3 cycle 4 cycle 5 cycle SRCK tRENH tWREL tWREH tRENS RE tRDSH tRDSS tAC DO 0-23 Q0 Q1 Q2 Q3 tREL Q4 Q5 Q6 Q7 RSTR "L" OE "H" Read Cycle Timing (Output Enable) 1 cycle 2 cycle 3 cycle 4 cycle 5 cycle 6 cycle 7 cycle 8 cycle 9 cycle 10 cycle 11 cycle SRCK tOENH tWOEL tWOEH tOENS tAC tODSH tODSS tDDCK tDECK OE DO 0-23 Q0 Q1 Q2 Q3 tOEL Q4 Q5 Q10 Q11 RSTR "L" RE "H" 15/20 Read / Write Cycle Timing (New Data Read) 0 148 149 150 151 152 1 2 n OKI Semiconductor SWCK RSTW tWL tLWE tWAE + tFWD WE DI 0-23 A0 A1 Xn-3 Xn-2 Xn-1 Xn IE Read Reset should be input after write address 150. Address difference is 350 or more and 1,114,111 or less. 0 "H" n 1 2 3 4 5 6 7 SRCK RSTR tLRE tRAE + tFRD tRL RE tAC Xn DO 0-23 A0 A1 A2 A3 A4 A5 A6 OE "H" FEDS81V26000-02 MS81V26000 16/20 The setting address for reading and that for writing are the same. Read / Write Cycle Timing (Old Data Read) 0 4 1 2 3 n OKI Semiconductor SWCK RSTW tWL tLWE tWAE + tFWD WE DI 0-23 A0 A1 A2 A3 A4 Bn-3 Bn-2 Bn-1 Bn IE Address difference is 30 or less. "H" n 0 1 2 3 4 SRCK RSTR tLRE tRAE + tFRD tRL RE DO 0-23 Xn B0 B1 B2 B3 B4 OE "H" FEDS81V26000-02 MS81V26000 The setting address for reading and that for writing are the same. 17/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 PACKAGE DIMENSIONS (Unit: mm) TQFP100-P-1414-0.50-K Mirror finish 5 Notes for Mounting the Surface Mount Type Package Package material Lead frame material Pin treatment Package weight (g) Rev. No./Last Revised Epoxy resin 42 alloy Solder plating (5m) 0.55 TYP. 4/Oct. 28, 1996 The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). 18/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 REVISION HISTORY Document No. FEDS81V26000-01 FEDS81V26000-01 Date May 14, 2004 Dec 15, 2004 Page Previous Current Edition Edition 20 20 Final edition 1 Description P17 DI0-23 Xn Bn 19/20 FEDS81V26000-02 OKI Semiconductor MS81V26000 NOTICE 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date. 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs. 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature. 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range. 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof. 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems. 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these. 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission. Copyright 2004 Oki Electric Industry Co., Ltd. 20/20 |
Price & Availability of MS81V26000
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |